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Abstract 
For working out the problem of waveform portability on the FPGA, this paper firstly comes up with the 
structural of platform abstraction layer on the FPGA, and then improves the standard message format of 
modem hardware abstraction layer. Lastly, this paper discusses the connection model which influences 
the resource consumption and the working efficiency about the platform abstraction layer, and compares 
the many-to-one connection model with the one-to-one connection model, draws a conclusion that one- 
to-one connection model is more suitable. Platform abstraction layer on the FPGA totally solves the 
problem of waveform portability, covering great significant in cutting down the cost of software defined 
radio system exploitation and improving the reconfigurability of the software defined radio system. 
© 2011 Published by Elsevier Ltd.  
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1.  Introduction 
The conception of Software Defined Radio (SDR) was mentioned by Joe Mitola in 1992, in order to 
supply a reconfigurable communication platform which can support multi-channel and multi-standard. 
The main idea of software defined radio is to construct an open, standardization and modularization 
general hardware platform, achieving different communication patterns and functions by loading different 
waveforms. The portability of the waveform can cut down the cost of system exploitation and effectively 
improve the platform reconfigurability, so the waveform portability is always the goal that the developers 
of software defined radio system aim for. 
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Along with the development of the high speed digital signal processing, the FPGA has been made 
widely used in software defined radio system. Software Communication Architecture (SCA), which 
presented in Reference [1], uses the Common Object Request Broker Architecture (CORBA) middleware 
to solve the problem of waveform portability on the general purpose processor (GPP) effectively, but the 
CORBA is universally acknowledged that it is a technology which is appropriate for GPP, and it is not 
popularly used on the FPGA. At this time, the problem of waveform portability on the FPGA has recently 
become a focus in the world. 
For solving the problem of waveform portability on the FPGA, this paper puts forward the structural of 
software architecture on the FPGA for SDR, for meeting the requirements of the waveform portability. 
The core thought of the structural is to establish a platform abstraction layer (PAL) between the 
waveform and the hardware platform. The PAL supplies a standard and immediate runtime environment 
for the waveform, shielding the difference of the hardware, so the waveform portability achieved. 
2. Context and related work 
Waveform portability can be defined as the capacity to port a same waveform from one platform to 
another, and platform reconfigurability corresponds to the ability a SDR platform shall have to host 
different waveforms, which showed as figure 1. From figure 1, we can easily conclude that if a PAL can 
be implemented between the platform and the waveform, which ravels the coupling between platform and 
waveform, not only waveform portability can be achieved, but also platform reconfigurability. PAL 
provides standard runtime environment for waveform, the runtime environment refers to the immediately 
surrounding execution environment that includes three aspects 1) invokes and controls the component and 
2) provides the local services and 3) standard communication environment. 
Fig. 1.a) Illustration of portability notions b) Illustration of reconfigurability notions 
Based on this idea, hardware abstraction layer connectivity (HAL-C) concept is put forward in 
Reference [2]. HAL-C defines the communication interface prototype between the waveform and the 
platform, standardizing the communication environment between the waveform and the platform, but as 
what mentioned above communication environment is only one part of the runtime environment of 
waveform, so hardware abstraction layer connectivity just partly resolve waveform portability problem on 
the FPGA. Later in May of 2005, JPO released Extension for component portability for Specialized 
Hardware Processors (SHP)-Change Proposal 289 (CP289) [3], and puts forward container concept. 
Waveform portability can be achieved by realizing a container which provides immediate runtime 
environment for waveform on the FPGA. This idea is good, but how to design the container structure and 
how to provide a standard runtime environment is still a problem, which CP289 does not resolve. Now 
related researches focus on how to implement hardware abstraction layer connectivity [4-7], Eric brings 
forward a kind of PAL structure for the DSP [8], but this structure is not adapt to the FPGA. 
3. Platform abstraction layer 
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3.1. Structure 
The structure of PAL for FPGA is showed as figure 2. PAL consists of an interconnection module, 
message parsing modules, message packing modules, message receiving modules of device IO driver, 
message sending modules of device IO driver and the local service module. Each one FPGA chip owns 
one platform abstraction. 
Fig. 2.Platform abstraction layer structure 
Message receiving modules of device IO driver receive messages from physical channels, and different 
physical channels are corresponding to different message receiving modules of device IO driver. Message 
sending modules of device IO driver send messages to physical channels, and different physical channels 
are corresponding to different message sending modules of device IO driver. Message parsing modules 
parse the message which receive from device IO driver, and commit the message which has been parsed 
to the interconnection module. Message packing modules pack the message that receiving from the 
interconnection module, and commit the message which has been packed to the message sending module 
of device IO driver. The interconnection module controls and maintains the communication between 
different components which may be on the same chip or different chips, distributes the data message 
which committed by message parsing modules, and controls components by invoking right component 
interface according to the control message which committed by message parsing modules. The local 
service module provides reset service, clock service and local storage service. 
The interface between components and the interconnection module uses the standard open core 
protocol (OCP) interface, so components can use the communication environment and local service that 
provided by PAL by uniform way, and the PAL can also invoke and control components by uniform way. 
Based on all of this, the coupling between components and platform has been raveled, so components 
have portability. Because of waveform consists of components, so the waveform has been provided with 
portability.  
3.2. Message format 
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For realizing the interconnection and interflow among different FPGA chips, uniform message format 
is needed. Standard message format, used to transfer message between SHP, has been defined in 
Reference [9], as showed in figure 3. 
Fig. 3.Standard message format 
The message IU bit is for data sinks and data sources that share memory and is not for use across 
processors that do not. The Logical Destination (LD) is used to route messages to destination data sink. 
Every target data sink is associated with a logical destination. The Length is used to tell the length of the 
whole message. The Payload is the effective load of the message. There are two shortages about standard 
message format. Firstly the standard message format does not discriminate different message type. Not 
only data message communication is needed between different components, but also control message 
communication. Furthermore, the request message and the response message must be differentiated. 
Secondly the communication address design for standard message format lowers the reuse ability of 
components. If just using logical destination to distinguish different data sink interfaces of different 
components on FPGA chips, logical destinations of all data sink interfaces of all components on the same 
FPGA chip must be different, but the component developer can only make sure that logical destinations 
of data sink interfaces belong to the component which he develops are different, but cannot promise the 
logical destinations of data sink interfaces that belong to the component he develops are different from 
the logical destination of data sink interfaces that belong to the components which other developers 
develop. So when reusing component, the logical destination of one data sink interface may be the same 
with others, and component reuse is failed. Only using logical destination to indicate communication 
address will lower the reuse ability of components. 
For making up the shortages of standard message format, this paper design new request message 
format and response message format based on standard message format, as showed in figure 4.In request 
message, the Destination Address is used to indicate target processor’s address. The Source Address is 
used to indicate source processor’s address. The Destination LD is used to indicate target component’s 
address.  The Message Type is used to indicate the message is a request message or a response message. 
The Response Flag is used to indicate whether the message needs a response message. The Source LD is 
used to indicate source component’s address. The Command is used to indicate component data sink 
interfaces’ or component control interface’s address. The Parameters List is used to indicate the parameter 
list for the command. In response message, the Reply Status is used to indicate whether any exception 
occurs. The other fields in the response message are the same as what are in the request message. 
In new request message format and response message format, communication address is indicated by 
processor’s address, component’s address and interface’s address. Comparing with the old 
communication address format showed in figure 3, the new communication address format has two 
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superiorities. Firstly, the addressing of the interfaces belonging to one component is independent on the 
addressing of the interfaces belonging to other components, so the reuse ability of components is 
improved. Secondly, the old communication address brings about the coupling between device driver 
development and PAL development about the aspect of message routing, but the new sectional type 
communication address ravels the coupling. Device driver developers need only pay close attention to the 
component’s address, and PAL developers need only keep a watchful eye on the component’s address 
and the interface’s address, so the complexity of the development is brought down 
Fig. 4 Request/Response message format 
3.3. Connection model 
The connection model between component interfaces and message packing modules is a very 
important problem during the PAL design, which influences the resource consumption and the working 
efficiency about the PAL. There are two different connection models. One is many-to-one connection 
model that all the interfaces, which need communicate with other interfaces belong other components on 
other processors, connect to the same message packing module, as showed in figure 5. The other one is 
one-to-one connection model that different interfaces are corresponding to different message packing 
modules, as showed in figure 5.  
                         
Fig. 5.a) Many-to-One connection model b) One-to-One connection model 
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Comparing with the one-to-one connection model, the many-to-one connection model has two 
shortages. Firstly, the many-to-one connection model needs two-stage buffers, so storage resource 
consumption is bigger and processing delay is longer. In the many-to-one connection model, one buffer is 
needed between the component interface and the message packing module, in order to buffer message 
when more than one interface need send message at the same time, besides the message packing module 
also need one buffer to buffer message in order to pack the message, so two-stage buffer is needed. The 
one-to-one connection model only need one-stage buffer, because this model does not need buffer 
message between component interfaces and message packing modules. Secondly, because many 
component interfaces use the same message packing module, the message packing module need build a 
communication address table which records every interface’s address. Every time when packing message, 
the message packing module needs to look up the address table to get the right address for the interface, 
so the processing delay increases. Furthermore, the realization of table look-up is complex on the FPGA. 
The one-to-one connection model does not need address table. Comparing with the many-to-one 
connection model, the one-to-one connection model has shortages as well. The main shortage is that the 
one-to-one connection model needs many message packing modules, while the many-to-one connection 
model only needs one. Many message packing modules will increase the consumption of logical resource, 
but the logical resource consumption for every message packing module in the one-to-one connection 
model is small, because message packing work is easy. Think over both the preponderances and the 
shortages about two different connection models, the one-to-one connection model is more appropriate. 
4. Conclusions 
Combining the characteristic of FPGA with practical applications’ need, this paper firstly designs the 
structural of PAL, then according to the shortage of standard message format, designs a new message 
format which improves the shortage, finally analyses two different connection models, drawing a 
conclusion that one to one connectionism model is more appropriate. PAL on the FPGA totally solve the 
problem about waveform portability, covering great significant in cutting down the cost of software 
defined radio system exploitation and improving the reconfigurability of the software defined radio 
system. In addition, the structure of PAL also adapts to DSP, just realization will be different. 
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